



000000000000000000




Prior Art

Fig 1

[illegible]

# Prior Art

Fig 2






Fig 4 Prior Art




Fig. 5 Prior Art




Fig. 6 Prior Art

**to Splitter / Phone Line**



Fig. 7


[illegible]

Fig 8








Fig. 10





Fig. 11a







Fig. 12a



F<sub>19</sub>. 126




Fig. 13




Fig. 14a




Fig 14b




Fig 15a




Fig. 15b







Fig 16a






Fig. 17




Fig 18




Fig. 19




Fig. 20a








Fig 20 b








Fig. 25


[illegible]

Fig. 26

DAC




Fig. 27

DAC + Encoder Signal Energy

0

DAC Clock Rate

874

frequency

Fig. 28




Fig. 29

U.S. Pat. 4,237,450




Fig 30

# Full Barrier System

810e




Fig. 31




Fig. 32